

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Viggnia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE		ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/426,991 10/26/1999		10/26/1999	TATSUYA TAKAHASHI	2933SE-85	2606	
22442	7590	07/08/2003		•		
SHERIDA		PC	EXAMINER			
1560 BROA SUITE 1200			YE, LIN			
DENVER, CO 80202				ART UNIT	. PAPER NUMBER	
•				2612		
				DATE MAILED: 07/08/2003	4	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.		Applicant(s)						
•		09/426,991		KAHASHI, TATS	UYA					
Office Action Summary		Examiner		Art Unit						
•		Lin Ye		2612						
Period fo	The MAILING DATE of this communication ap r Reply	pears on the cov	er sheet with the c	orrespondence addi	ress					
THE N - Exten after: - If the - If NO - Failur - Any re	ORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. Isions of time may be available under the provisions of 37 CFR 1. ISIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a rep period for reply is specified above, the maximum statutory period re to reply within the set or extended period for reply will, by statut eply received by the Office later than three months after the mailin d patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, ho . ly within the statutory n will apply and will expire, cause the application	wever, may a reply be tim ninimum of thirty (30) days re SIX (6) MONTHS from n to become ABANDONEE	nely filed s will be considered timely, the mailing date of this com D (35 U.S.C. § 133),	nmunication.					
1)⊠	Responsive to communication(s) filed on 26	October 1999 .								
2a) <u></u>	· · · · · · · · · · · · · · · · · · ·									
3)	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.									
·	on of Claims									
•	Claim(s) 1-7 is/are pending in the application									
	4a) Of the above claim(s) is/are withdra	wn from conside	eration.							
-	Claim(s) is/are allowed.									
	Claim(s) <u>1-7</u> is/are rejected.									
	Claim(s) is/are objected to.									
-	Claim(s) are subject to restriction and/o on Papers	or election requi	ement.							
9)[] 1	The specification is objected to by the Examine	er.								
10)⊠ 7	The drawing(s) filed on <u>26 <i>October 1</i>999</u> is/are	: a)∐ accepted o	or b)⊠ objected to t	by the Examiner.						
	Applicant may not request that any objection to the	ne drawing(s) be h	eld in abeyance. So	ee 37 CFR 1.85(a).						
11)☐ The proposed drawing correction filed on is: a)☐ approved b)☐ disapproved by the Examiner.										
If approved, corrected drawings are required in reply to this Office action.										
12) ☐ The oath or declaration is objected to by the Examiner.										
Priority u	nder 35 U.S.C. §§ 119 and 120									
13)⊠	Acknowledgment is made of a claim for foreig	n priority under	35 U.S.C. § 119(a)-(d) or (f).						
a)[☑ All b) ☐ Some * c) ☐ None of:		·							
	1. Certified copies of the priority documen	ts have been red	eived.							
	2. Certified copies of the priority documents have been received in Application No									
	 Copies of the certified copies of the price application from the International But the attached detailed Office action for a list 	ireau (PCT Rule	e 17.2(a)).		tage					
	cknowledgment is made of a claim for domest		·		annlication)					
	☐ The translation of the foreign language pr				application).					
	cknowledgment is made of a claim for domes									
Attachment	(s)									
2) Notice 3) Inform	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449) Paper No(s)	4) [5) [6) [r (PTO-413) Paper No(s) Patent Application (PTO-						
S. Patent and Tro TO-326 (Rev		ction Summary		Part of Paper No. 4						

Art Unit: 2612

DETAILED ACTION

Drawings

1. The drawings 6A and 6B are objected to because:

The label "From flame transfer completion..." should be corrected to -- From frame transfer completion...-.

A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

Claim Rejections - 35 USC § 102

- 2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:
 - (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 3. Claims 1-4 are rejected under 35 U.S.C. 102(e) as being anticipated by Watanabe et al. U.S. Patent 6,351,284.

Referring to claim 1, the Watanabe reference discloses in Figures 1-5, a methos for driving a solid state image sensor that provides image signals in display image units, wherein the solid state image sensor (10) includes a semiconductor substrate (11), a semiconductor layer formed on the semiconductor substrate and having an opposite conductivity to the

Art Unit: 2612

semiconductor substrate, the semiconductor layer having a plurality of parallel channel regions (12 & 13) arranged therein, and a plurality of transfer electrodes (15 & 16) arranged on the semiconductor substrate each intersecting the plurality of channel regions, wherein each of the channel regions generates and accumulates information charges (See Col. 1, lines 36-53), the driving method comprising the steps of (See Figure 2): storing information charges in the channel region that correspond to a transfer electrode selected by selectively activating the plurality of transfer electrodes at a predetermined timing during a vertical scanning period (See Col. 2, lines 16-21); transferring the stored information charges to a transfer register (the horizontal transfer section 1h is comprised of a shift register, See Col. 5, lines 20-25); discharging the information charges in the channel regions toward the semiconductor substrate by keeping the plurality of transfer electrodes deactivated and increasing the potential at the semiconductor substrate as shown in Figure 2 (See Col. 26-37); repetitively executing the storing, transferring, and discharging steps to continuously obtain the image signals in display image (reproducing image) units.

Referring to claim 2, the Watanabe reference discloses wherein the potential at the semiconductor substrate is raised just before the next storing step (when discharging information charges stored in the pixels, the potential at the semiconductor substrate is raised. The next storing information charges period indicated by a period L is started after the discharging complete immediately as shown in Figure 2).

Referring to claim 3, the Watanabe reference discloses wherein a potential well (depletion layer is formed in the channel region 17 in the buried layer 13) having a

Art Unit: 2612

predetermined depth is formed in the selected channel region during the storing step to store the information charges as shown in Figure 3.

Referring to claim 4, the Watanabe reference discloses wherein the potential well is prevented from being formed in the discharging step (See Col.2, lines 19-24).

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- Claims 5-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Watanabe et al.
 U.S. Patent 6,351,284 in view of Yadokoro et al. Japan Publication 09-168118.

Referring to claim 5, the Watanabe reference discloses all subject matter as discussed in respected claim 1, except the reference does not explicitly show the system deactivates the vertical clock signal so that the transfer electrodes are maintained in a deactivation state after transferring the stored information charges.

The Yadokoro reference discloses in Figures 1 and 4-5, a solid-state camera including a pulse-control circuit (7). When a signal charge is read (after transferring the stored information charges), it deactivates the vertical clock signal (φ v) and horizontal clock signal and reset signal (See page 3, [0019]). The Yadokoro reference is an evidence that one of ordinary skill in the art at the time to see more advantages for deactivating the vertical clock

Art Unit: 2612

signal after transferring the stored information charges, because it can suppress the excessive heat generation due to the useless drive of the registers and a charge detector and the dark current is reduced and the S/N is improved. For those reasons, it would have been obvious to see the system deactivates the vertical clock signal so that the transfer electrodes are maintained in a deactivation state after transferring the stored information charges by Watanabe.

Referring to claim 6, the Watanabe reference discloses wherein the clock generator activates the substrate clock signal (discharging signal ϕ b or shutter operation) to raise the potential at the semiconductor substrate except when the information charges are stored (during the period L as shown in Figure 2).

Referring to claim 7, the Yadokoro reference discloses wherein the clock generator (a pulse generator 6) keeps the substrate clock signal (reset pulse ϕ R) deactivated to keep the plurality of transfer electrodes deactivated (vertical clock signal ϕ V deactivated when a signal charge is read) except when the information charges are stored (accumulated).

Conclusion

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Lin Ye whose telephone number is (703) 305-3250. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wendy R Garber can be reached on (703) 305-4929.

Any response to this action should be mailed to:

Commissioner of Patents and Trademarks

Art Unit: 2612

Washington, DC. 20231

Or faxed to:

(703) 872-9314

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal drive, Arlington, VA., Sixth Floor (Receptionist).

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Technology Center 2600 Customer Service Office whose telephone number is (703) 306-0377.

WENDY R. GARBER SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2600

Lin Ye June 25, 2003